### **PCT**

(30) Priority data:

9018766.7

9NB (GB).

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5: (11) International Publication Number: WO 92/03848

H01L 25/065 A2 (43) International Publication Date: 5 March 1992 (05.03.92)

GB

(21) International Application Number: PCT/GB91/01459

(22) International Filing Date: 28 August 1991 (28.08.91)

28 August 1990 (28.08.90)

(71) Applicant (for all designated States except US): LSI LOGIC EUROPE PLC [GB/GB]; Grenville Place, The Ring, Bracknell, Berkshire RG12 1BP (GB).


(72) Inventor; and
(75) Inventor/Applicant (for US only): MIAOULIS, Niko [GB/GB]; 6b Pier Road, Northfleet, Gravesend, Kent DA11

(74) Agent: THOMSON, Roger, Bruce; W.P. Thompson & Co., Eastcheap House, Central Approach, Letchworth, Hertfordshire SG6 3DS (GB). (81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB, GB (European patent), GR (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent), US.

**Published** 

Without international search report and to be republished upon receipt of that report.

(54) Title: STACKING OF INTEGRATED CIRCUITS



#### (57) Abstract

An integrated circuit wafer (10) is made with a through-going plug (16) of electrically conductive material which protrudes above the wafer surface so that one can stack integrated circuits spaced from each other but interconnected electrically by the plugs (16) which extend therethrough in mutual contact.

#### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	Fl	Finland	ML	Mali
88	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinca	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic	SE	Sweden
CH	Switzerland		of Korea	SN	Senegal
CI	Côte d'Ivoire	KR	Republic of Korca	su+	Soviet Union
CM	Cameroon	LI	Liechtenstein	TD	Chad
CS	Czechoslovakia	LK	Sri Lanka	TG	Togo
DE*	Germany	LU	Luxembourg	US	United States of America
DK	Denmark	MC	Monaco		

<sup>+</sup> Any designation of "SU" has effect in the Russian Federation. It is not yet known whether any such designation has effect in other States of the former Soviet Union.

5

10

15

20

25

30

35

### STACKING OF INTEGRATED CIRCUITS

This invention relates to the stacking of a plurality of integrated circuits on top of each other, and also to the product of that process and the intermediate product which forms part of the stack.

It is an object of the present invention to provide a method of stacking integrated circuits one on top of another in such a manner that they are electrically connected together and also in such a way that the resulting product can be processed and packaged in the normal manner using conventional assembly methods.

In accordance with the present invention there is provided an integrated circuit comprising a substrate having holes therethrough, said holes being filled with plugs of electrically conductive material which protrude above the surface of the substrate on at least one face of the substrate.

The invention also includes a stack of integrated circuits wherein the circuits are spaced from each other by the protruding plugs and are electrically interconnected by one or more such plugs of conductive material.

Also in accordance with the invention there is provided a method of fabricating a wafer for an integrated circuit which comprises the steps of making a hole through a wafer with an electrically insulating surface layer in the hole, and filling the hole with an electrically conductive material to form a plug which protrudes above the surface of the wafer on at least one face of the wafer.

Also in accordance with the present invention there is provided a method of fabricating a wafer for an integrated circuit, comprising the steps of making a WO 92/03848 PCT/GB91/01459

5

10

15

20

25

30

35

£

. Ť

well in the wafer with an electrically insulating surface layer, filling the well with a plug of electrically conductive material, grinding the wafer to remove the wafer material below the well thereby to expose the bottom of the electrically conductive material, and providing a protruding portion of electrically conductive material at at least one end of the plug.

In order that the invention may be more fully understood, one presently preferred embodiment will now be described by way of example and with reference to the accompanying drawings, in which:

Figs. 1 to 5 show the stages in the fabrication of the intermediate product of the invention; and

Fig. 6 shows a stack of individual integrated circuit chips.

As shown in Fig. 1, the first stage in the fabrication process of a silicon wafer 10 of initial thickness T is the creation of a plurality of deep wells 12 in the silicon wafer. These can be made by a suitable etching or cutting process. The wells 12 can be purpose-designed contact areas or existing bond pad sites, and the depth of the wells will depend upon the desired final wafer thickness.

As shown in Fig. 2, the internal surface of each well 12 is coated with a suitable insulating medium to form an insulating layer 14. If the wells are cut by a laser, with oxygen present, this will form a silicon oxide layer on the surface of the well, and in this case there will be no need for a separate insulating layer 14.

As shown in Fig. 3, the wells 12 are then filled with a suitable electrically conductive material 16, up to the top surface of the wafer, to form a plug.

WO 92/03848 PCT/GB91/01459

-3-

Next, the underside of the wafer 10 is ground away to reduce the wafer to a lesser thickness t. This exposes the conductive material 16 at the back surface of the wafer, as shown in Fig. 4.

Next, as shown in Fig. 5, the back of the wafer is covered by a suitable layer 18 of electrically insulating material and holes are made through this to the electrical contacts which are constituted by the plugs of electrically conductive material 16. this, the back contact areas are covered by a "bump" of suitable electrically conductive material in order form a protruding pad 20. This pad 20 c ables the fabricated wafer to become one component i.. a block or stack of wafers as shown in Fig. 6. With each pad 20 contacting the top  $surf_i \Rightarrow of$  the plug of the adjacent chip one has an electrical contact which extends through the plurality of chips and forms a continuous through contact. A suitable wire bond 22 can be connected to the through contact plug. The individual chips can be stacked together after wafer sawing, or a combination of different chips can be combined together.

Although in the embodiment described above the protruding pad is at the bottom of the wafer, one could alternatively or additionally provide a protruding pad at the upper face of the wafer.

30

25

1

5

10

15

20

WO 92/03848 PCT/GB91/01459

#### CLAIMS:

5

10

15

20

25

30

35

1. An integrated circuit comprising a substrate having holes therethrough, said holes being filled with plugs of electrically conductive material which protrude above the surface of the substrate on at least one face of the substrate.

2. An integrated circuit as claimed in claim 1, in which the plugs protrude above a surface of the substrate which is otherwise covered with a layer of electrically insulating material.

- 3. An integrated circuit as claimed in claim 1 or 2, in which the holes have an electrically insulating surface layer.
- 4. A stack of integrated circuits as claimed in any preceding claim, wherein the circuits are spaced from each other by the protruding plugs and are electrically interconnected by one or more such plugs of conductive material.
- 5. A method of fabricating a wafer for an integrated circuit which comprises the steps of making a hole through a wafer with an electrically insulating surface layer in the hole, and filling the hole with an electrically conductive material to form a plug which protrudes above the surface of the wafer on at least one face of the wafer.
- 6. A method of fabricating a wafer for an integrated circuit, comprising the steps of making a well in the wafer with an electrically insulating surface layer, filling the well with a plug of electrically conductive material, grinding the wafer to remove the wafer material below the well thereby to expose the bottom of the electrically conductive material, and providing a protruding portion of electrically conductive material at at least one end of

the plug.

7. A method as claimed in claim 6, which includes coating the wafer material around the exposed bottom of the plug with a layer of electrically insulating material.

10

5


15


20


25


30

35












FIG. 5




FIG. 6